A Fixed-Length Transfer Delay Based Adaptive Frequency-Locked Loop for Single-Phase Systems by Dai, Z. et al.
 
  
 
Aalborg Universitet
A Fixed-Length Transfer Delay Based Adaptive Frequency-Locked Loop for Single-
Phase Systems
Dai, Z.; Zhang, Z.; Yang, Yongheng; Blaabjerg, Frede; Huangfu, Y.; Zhang, J.
Published in:
IEEE Transactions on Power Electronics
DOI (link to publication from Publisher):
10.1109/TPEL.2018.2871032
Publication date:
2019
Document Version
Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Dai, Z., Zhang, Z., Yang, Y., Blaabjerg, F., Huangfu, Y., & Zhang, J. (2019). A Fixed-Length Transfer Delay
Based Adaptive Frequency-Locked Loop for Single-Phase Systems. IEEE Transactions on Power Electronics,
34(5), 4000-4004. [8468126]. https://doi.org/10.1109/TPEL.2018.2871032
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2018.2871032, IEEE
Transactions on Power Electronics
 
 
1
Abstract— This letter presents an adaptive frequency locked 
loop with fixed-length transfer delay units for single-phase 
systems. By analyzing the relationship between the grid voltage 
and its transfer delay signals, a linear regression model of the grid 
voltage is established. Accordingly, a transfer delay-based 
adaptive frequency locked loop (TD-AFLL) is proposed. A 
mathematic proof indicates that the proposed TD-AFLL can 
reject both phase offset errors and double-frequency oscillatory 
errors. Thus, the grid voltage parameters can be estimated 
accurately, even when the frequency drifts away from its nominal 
value. Moreover, fast dynamics of the TD-AFLL are achieved due 
to the transfer delay structure. Experiments verify the 
effectiveness of the proposed method. 
Index Terms— Frequency locked loop (FLL), fixed-length 
transfer delay, single-phase systems, grid synchronization, 
frequency variations. 
I. INTRODUCTION 
N the past decades, single-phase inverters for vehicle-to-grid/ 
grid-to-vehicle devices and small-scale photovoltaic systems 
have been extensively developed. In grid-connected appli-
cations, the grid current has to be synchronized with the grid 
voltage. The grid synchronization typically estimates the 
frequency, amplitude, and phase angle of the grid voltage [1]. 
To achieve so, many methods are proposed in the literature. 
Among those, phase locked loops (PLLs) are one of the favor-
ites [2]-[6]. For instance, the transfer delay-based PLL 
(TD-PLL), inverse-park transformation-based PLL (IPT-PLL), 
generalized integrator-based PLL (GI-PLL), and enhanced PLL 
(EPLL) are a few PLL-synchronization representatives. 
Additionally, the TD-PLL creates fictitious orthogonal 
signal using a simple transfer delay block, and thus it has low 
computational burden and fast dynamics. However, it suffers 
from phase offset errors and double-frequency oscillatory 
errors, when the grid frequency drifts away from its nominal (it 
is practical in grid-connected applications) [6]. To tackle this 
issue, an improved method called the non-frequency-dependent 
TD-PLL (NTD-PLL) has been proposed [7], [8], which adds 
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another transfer delay block as a new feedback path to reject the 
phase offset error. However, the double-frequency error impact 
remains, and thus the NTD-PLL has steady-state errors when 
the grid frequency shifts away from its nominal value. In [9], 
another advanced TD-PLL was introduced to adjust the delay 
length of the TD block based on the estimated grid frequency, 
and it improves the steady-state estimation accuracy when the 
grid frequency drifts. Yet, the time-varying TD block may 
challenge the stability. Furthermore, in [6], a novel 
quadrature-signal-generator (QSG), called adaptive transfer 
delay (ATD), was developed. It effectively suppresses the 
phase offset and double-frequency oscillatory errors.  
It should be noted that frequency locked loops (FLLs) can 
also be adopted to achieve advanced grid synchronization. For 
instance, the second-order generalized integrator FLL 
(SOGI-FLL) is a typical FLL, which achieves the parameter 
estimation of the grid voltage [10], [11].  
However, the TD-PLL methods are still the favorites due to 
the simplicity, and the TD-FLL grid-synchronization has not 
yet been reported. In light of this, a transfer delay-based 
adaptive frequency locked loop (TD-AFLL) is proposed in this 
letter to fill this gap. Compared with the TD-PLLs, the 
proposed TD-AFLL applies two fixed-length transfer delay 
blocks to the grid voltage and establishes the first-order linear 
regression model with the relationship between the grid voltage 
and its transfer delay signals. Accordingly, an adaptive 
identification method is developed to estimate the grid voltage 
parameters. A strict mathematic proof is provided in this letter, 
implying that the proposed TD-AFLL can estimate the grid 
voltage parameters accurately when the grid frequency drifts. 
Experimental results also demonstrate the superior 
performance of the proposed TD-AFLL in terms of fast 
dynamics and high accuracy. 
II. LINEAR REGRESSION MODEL OF THE GRID VOLTAGE 
In single-phase systems, the grid voltage can be given as 
  ( ) sin sinv t V t V      (1)
where ω, V, and ψ  is the frequency, amplitude, and phase angle 
of the grid voltage, respectively. Discretizing the grid voltage 
with the sample time Ts yields 
  ( ) sin sv k V kT    0,1, 2,...k   (2)
Similar to the prior-art TD-PLLs, two transfer delay units are 
applied to the discretized grid voltage v(k). They can be 
expressed as 
   0 01 sin4 4ss
T T
v k v k V kT
T

 
          
  
 (3)
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   0 02 sin2 2ss
T T
v k v k V kT
T

 
          
  
 (4)
in which k = 0, 1, 2, …. and T0 is the nominal period of the grid 
voltage. Eqs. (3) and (4) can be further expressed as 
      1 1 2sin coss sv k V kT V kT          (5)
      2 3 4sin coss sv k V kT V kT          (6)
where σ1, σ2, σ3, σ4 are coefficients that can be calculated by  
 01 cos 4
T
   02 sin 4
T
   (7)
 03 cos 2
T
   04 sin 2
T
   (8)
and furthermore,  
 23 12 1    4 1 22    (9)
Since 00 / 4T   , the following holds: 
 2 0   (10)
Substituting (2) into (5) and (6) gives 
      2 1 1cos sV kT v k v k       (11)
      4 3 2cos sV kT v k v k       (12)
According to (7)-(12), it can be obtained that 
      2 1 12v k v k v k   (13)
Eq. (13) is the linear regression model of the grid voltage v(k), 
which describes the relationship among the grid voltage and its 
transfer delay signals. Clearly, in (13), v(k)  is measurable, v1(k) 
and v2(k) are available through the transfer delay blocks, and σ1 
is the unknown parameter related to the grid frequency ω. 
Obviously, once σ1 is estimated accurately, the grid voltage 
frequency ω can be calculated, i.e., the synchronization is 
achieved. With σ1 and ω, the amplitude and phase angle can be 
obtained (e.g., following (23)-(25)). 
III. PROPOSED TD-AFLL ALGORITHM 
In this section, based on the linear model (13), the TD-AFLL 
is proposed to estimate the unknown parameter σ1 and the grid 
voltage frequency ω, and then the amplitude and phase angle 
are also obtained accurately. Firstly, the TD-AFLL is designed 
as 
                
1
1 1 1 1 22
1
2
ˆ ˆ ˆ1 2
1 4
v k
k+ k k v k v k v k
v k
     


 (14)
  
  1
0
ˆ4arccos
ˆ
k
k
T

   (15)
where σ̂  1(k) and  ω̂  (k) are the estimates of σ1 and ω, respectively. 
Subsequently, the structure of the TD-AFLL is shown in Fig. 1. 
Next, a strict derivation is provided to prove that Eq. (14) and 
(15) are a frequency locked loop and the TD-AFLL estimates 
the grid frequency with zero steady-state errors. 
First, consider the estimation error as 
    1 1 1ˆk k     (16)
Then, according to (13)-(16), it is derived that 

   
             
           
      
   
1 1 1
1
1 1 1 1 22
1
1
1 1 1 1 12
1
2
1
1 12
1
12
1
ˆ 1
2
ˆ ˆ2
1 4
2
ˆ2 2
1 4
4
1 4
1
1 4
k+1 k
v k
k k v k v k v k
v k
v k
k k v k v k
v k
v k
k k
v k
k
v k
  
  
  
 

  
    

  

 





 

(17)
Iterating (17) yields   

     
     
       
1 12
1
12 2
1 1
12 2 2
1 1 1
1
1
1 4 1
1 1
2
1 4 1 1 4 2
1 1 1
0
1 4 1 1 4 2 1 4 0
k k
v k
k
v k v k
v k v k v
 


 
 
  
   

    
 
 

(18) 
where σ̃  1(0) is the initial estimation error and v1(0) is the initial 
transfer delay voltage of v1. 
For convenience, it is assumed that there are m non-zeros in 
{v1(0), v1(1), …, v1(k – 1)} and these are referred as v1(i1), 
v1(i2), …, v1(im). Among the non-zero elements, the minimum is 
denoted as v1min(i).  
Obviously, when v1(j) = 0 with j ∈ {0, 1, …, k – 1}, 1/(1+4v21 
(j)) = 1. With the above assumption, σ̃ 1(k) is rewritten as 
          1 12 2 21 1 1 2 1
1 1 1
1 4 1 4 1 4 m
k 0
v i v i v i
 
  
   (19)
Applying the absolute value operation yields 
 
Fig. 1.  Structure of the proposed transfer delay-based adaptive frequency locked loop (TD-AFLL). 
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
         
       
1 12 2 2
1 1 1 2 1
1 12 2
1min 1min
1 1 1
1 4 1 4 1 4
1 1
1 4 1 4
m
m m
k 0
v i v i v i
0 = 0
v i v i
 
 

  
   
           
 
 
 (20)
Meanwhile, according to the definition of v1(k) in (3), it is 
observed that m will be infinite when k is infinite. It can be 
obtained that  

     
       
1 2 2
1 1 1 2
1 12 2
1 1min
1 1
lim lim
1 4 1 4
1 1
lim
1 4 1 4
k m
m
m
m
k
v i v i
0 0
v i v i

 
 


 
 
     
 
 
(21)
Since   21min0 1 / 1 4 1v i   , it yields 
      1 121min
1
lim lim 0
1 4
m
k m
k 0
v i
 
 
 
    
   (22)
In other words, (14) can estimate the unknown parameter σ1 
with zero steady-state errors. Based on the obtained  σ̂  1 and the 
definition of σ1 in (7), (15) also achieves zero steady-state 
estimation of the frequency. In that way, an adaptive frequency 
locked loop is established.  
Furthermore, according to (11), the orthogonal signal of the 
grid voltage v(k) is obtained by  
    
 
1 1
0
ˆ
ˆ ( )
ˆsin
v k v k
v k
T /4



  (23)
where ˆ ( )v k  is the estimated orthogonal signal of the grid 
voltage. The amplitude and phase angle can be obtained as  
    2 2ˆ ˆ( )V k v k v k   (24)
     
ˆ arctan
ˆ
v k
k
v k


  (25)
In summary, the frequency, amplitude, and phase angle of the 
grid voltage can be accurately estimated by the proposed 
TD-AFLL, following (14), (15) and (23)-(25).  
IV. EXPERIMENTAL RESULTS 
In this section, the performance of the proposed TD-AFLL 
has been evaluated by experiments under several abnormal grid 
conditions. For comparison, the conventional TD-PLL and 
SOGI-PLL are also implemented and tested. The parameters of 
SOGI-PLL are chosen as: k = 1.414, kp = 92 and ki = 4232. The 
sampling frequency is fixed at 10 kHz. Various cases are tested, 
and the algorithms are implemented in a dSPACE system. The 
grid voltage is generated by a programmable power supply. 
Fig. 2 shows the experimental results for a 10-Hz frequency 
jump in the grid voltage (from 50 Hz to 60 Hz). It can be 
observed that the proposed TD-AFLL has fast dynamics and 
small overshoots, compared with the other two PLL’s. It takes 
less than one cycle of the nominal period to reach the steady 
state with zero steady-state errors and no double-frequency 
ripples. However, the TD-PLL presents a double-frequency 
variation, while the SOGI-PLL has relatively slower dynamics 
and higher overshoots.  
Fig. 3 shows the experimental results under grid harmonic 
disturbances (0.05 p.u. for the 5th- and 0.01 p.u. for the 7th- 
harmonics are present in the grid voltage) and frequency jump 
(from 50 Hz to 55 Hz). Observations in Fig. 3 indicate that the 
proposed TD-AFLL has a fast dynamic response and small 
overshoot. Compared to the conventional TD-PLL, it removes 
the phase-offset error in the phase angle estimation. However, 
in terms of harmonic immunity, the SOGI-PLL is the best 
among the benchmarked methods. This is because the high 
Fig. 2. Experimental results for a 10-Hz frequency jump in the grid voltage
(from 50 Hz to 60 Hz). (a) Estimated grid frequency. (b) Estimation error of the
phase angle. 
Fig. 3. Experimental results under grid harmonic disturbances (0.05 p.u. for
the 5th- and 0.01 p.u. for the 7th- harmonics) and frequency jump (from 50 Hz
to 55 Hz). (a) Estimated grid frequency. (b) Estimation error of the phase
angle.  
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filtering characteristics of the SOGI used in this PLL, which 
also lead to slow dynamics to certain extent.  
In order to improve the harmonic rejection capability of the 
proposed TD-AFLL, additional filters can be adopted. For 
example, an observer-based filter [12] (detailed in the 
Appendix) is added before the TD-AFLL and the experimental 
results are shown in Fig. 4. Here, the grid voltage with 
harmonics and frequency jump is the same as the case in Fig. 3. 
It is observed in Fig. 4 that the harmonic rejection capability of 
the proposed TD-AFLL is improved with the observer-based 
filter, thus consolidating the estimation of the frequency and 
phase angle. Compared with the SOGI-PLL and TD-PLL, the 
proposed with the filter has the fastest dynamics. 
Fig. 5 shows the experimental results when the grid voltage 
frequency undergoes a ramp-up change from 50 Hz to 53 Hz. 
This case is designed to demonstrate the performance of the 
synchronization algorithms under frequency drifts. Neverthe-
less, it can be seen in Fig. 5 that the proposed TD-AFLL can 
track the frequency change with zero phase-offset errors during 
the entire period, and it achieves zero steady-state errors.  
Fig. 6 shows the experimental results when a /6-phase angle 
jump occurs. It is observed in Fig. 6 that the TD-AFLL can 
estimate the frequency and phase angle with zero steady-state 
errors. Compared with the two PLLs, the fastest dynamics by 
the proposed are further confirmed.  
In addition, the execution time of the TD-PLL, SOGI-PLL 
and TD-AFLL are 0.96 s, 2.11 s, and 1.97 s, respectively. It 
demonstrates that the conventional TD-PLL has the least 
computation burden.  
V. CONCLUSION 
Different from the common TD-based grid synchronization 
methods (usually, PLL-based), this letter proposed an adaptive 
frequency locked loop with fixed-length transfer delay blocks 
(TD-AFLL) to estimate the grid voltage parameters, including 
the frequency, amplitude, and phase angle. Additionally, a 
mathematic model was established to describe the linear 
relationship between the grid voltage and its transfer delay 
signals, and then the TD-AFLL was proposed to estimate the 
grid voltage parameters with zero steady-state errors. Various 
cases (i.e., frequency jump, harmonics, frequency ramp-up, and 
phase angle jump) have been tested with the proposed 
TD-AFLL, which has demonstrated the effectiveness in terms 
of fast dynamics and relatively high accuracy. Notably, the 
harmonic immunity of the TD-AFLL is poor, and it can be 
enhanced by adding filters, as exemplified in this letter.  
Fig. 4. Experimental results of the proposed TD-AFLL with an observer-based
filter under grid harmonic disturbances (0.05 p.u. for the 5th-order and 0.01
p.u. for the 7th-order harmonics) and frequency jump (from 50 Hz to 55 Hz).
(a) Estimated grid frequency. (b) Estimation error of the phase angle. 
Fig. 5. Experimental results when the grid voltage undergoes a ramp-up
change from 50 Hz to 53 Hz. (a) Estimated grid frequency. (b) Estimation
error of the phase angle. 
 
Fig. 6. Experimental results under a /6-phase angle jump. (a) Estimated grid 
frequency. (b) Estimation error of the phase angle. 
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APPENDIX 
The added observer-based filter is 

 
1
ˆ ˆ ˆ
ˆfilter
x Ax L Cx v
v x
  


 (A.1)
where v is the grid voltage, vfilter is the filtered grid voltage that 
is the input of the TD-AFLL, the state variable x=[x1,…,x6]
T, 
the matrixes C = [1, 0, 1, 0, 1, 0], and 

ˆ0 0 0 0 0
ˆ 0 0 0 0 0
ˆ0 0 0 5 0 0
ˆ0 0 5 0 0 0
ˆ0 0 0 0 0 7
ˆ0 0 0 0 7 0
A






 
  
 
  
 
 
 
  
 (A.2)
with ω being the estimated frequency, and the filter parameter 
L is designed in a way that the poles of the matrix A+LC are set 
as –1.8ωr ± 1.8jωr, –2ωr ± 2jωr, and –2.2ωr ± 2.2jωr with ωr = 
100π rad/s.  
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